

FINAL Reliability Report STripFET™ F7 (OFT) Technology Front and Back Metal Capacity Extension - CT8" / SG8" Assembled in Shenzhen (China) INDUSTRIAL

Genera	I Information	Locations		
Product Lines:	OS43 – OL4P- OC43	Wafer Fab and EWS Plant:	CT8" (Italy) SG8" (Singapore)	
P/N:	STL110N4F7HT (OS43) STL117N4LF7HT (OL4P) STL105N4LF7HT (OC43)	Assembly and testing plant:	Shenzhen (China)	
Product Group:	ADG	Reliability Lab:	ADG - Catania Reliability Lab.	
Product division:	Power Transistor Division			
Package:	PowerFLAT [™] 5x6			
Silicon Process techn.:	Power MOSFET			

DOCUMENT INFORMATION

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	April 2017	8	A. Settinieri	C. Cappello	First issue

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

1	APPLICABLE AND REFERENCE DOCUMENTS	3
2	GLOSSARY	3
3	RELIABILITY EVALUATION OVERVIEW	3
	3.1 OBJECTIVES	3
	3.2 CONCLUSION	3
4	DEVICE CHARACTERISTICS	4
	4.1 DEVICE DESCRIPTION	4
	4.2 CONSTRUCTION NOTE	4
5	TESTS RESULTS SUMMARY	6
	5.1 TEST VEHICLES	6
	5.2 RELIABILITY TEST PLAN SUMMARY	6
6	ANNEXES 6.0	7
	6.1TESTS DESCRIPTION	7



1 APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits

2 GLOSSARY

DUT	Device Under Test
SS	Sample Size
HF	Halogen Free

3 RELIABILITY EVALUATION OVERVIEW

3.1 **Objectives**

To qualify the new process on STripFET[™] F7 (OFT) Front Wettable and Back Metal (Ti/Ni/Ag) manufactured in Ang Mo Kio SG8" (Singapore) – Assembled in Shenzhen (China)

3.2 Conclusion

Qualification Plan requirements have been fulfilled without exception. Reliability tests have shown that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is consequently expected during their lifetime.



4 DEVICE CHARACTERISTICS

4.1 **Device description**

Power MOSFET

4.2 Construction note

D.U.T.: STL110N4F7HT

PACKAGE: PowerFLAT[™] 5x6

Wafer/Die Information			
Technology Power MOSFET STripFET™ F7			
Wafer Fab	CT8" (Italy)		
Die finishing back side	Ti(0.7kA)/NiV(3kA)/Ag(1.5kA) @ SG8" (Singapore)		
Die size	1430 x 2800 μm²		
Metal	AICu		
Passivation type	TEOS (5kA)/SiN (5.5kA)		

Assembly/Testing information			
Assembly site	ST Shenzhen (China)		
Package description	PowerFLAT™ 5x6		
Molding compound	HF Epoxy Resin		
Frame material	Raw Copper		
Die attach material	Solder Paste Pb-Sn-Ag		
Wire bonding process	Ultra Thermosonic		
Wires bonding materials	Gate: Au Source: Clip		
Lead finishing/bump solder material	Pure Tin		

D.U.T.: STL117N4LF7HT

PACKAGE: PowerFLAT[™] 5x6

Wafer/Die Information			
Technology Power MOSFET STripFET™ F7			
Wafer Fab CT8" (Italy)			
Die finishing back side	Ti(0.7kA)/NiV(3kA)/Ag(1.5kA) @ SG8" (Singapore)		
Die size	1710 x 2800 μm²		
Metal	AlCu		
Passivation type	TEOS (5kA)/SiN (5.5kA)		

Assembly/Testing information			
Assembly site	ST Shenzhen (China)		
Package description	PowerFLAT™ 5x6		
Molding compound	HF Epoxy Resin		
Frame material	Raw Copper		
Die attach material	Solder Paste Pb-Sn-Ag		
Wire bonding process	Ultra Thermosonic		
Wires bonding materials	Gate: Au Source: Clip		
Lead finishing/bump solder material	Pure Tin		



D.U.T.: STL105N4LF7HT

PACKAGE: PowerFLAT[™] 5x6

Wafer/Die Information			
Technology Power MOSFET STripFET™ F7			
Wafer Fab CT8" (Italy)			
Die finishing back side	Ti(0.7kA)/NiV(3kA)/Ag(1.5kA) @ SG8" (Singapore)		
Die size	1640 x 2330 μm²		
Metal AICu			
Passivation type TEOS (5kA)/SiN (5.5kA)			

Assembly/Testing information			
Assembly site	ST Shenzhen (China)		
Package description	PowerFLAT™ 5x6		
Molding compound	HF Epoxy Resin		
Frame material	Raw Copper		
Die attach material	Solder Paste Pb-Sn-Ag		
Wire bonding process	Ultra Thermosonic		
Wires bonding materials	Gate: Au Source: Clip		
Lead finishing/bump solder material	Pure Tin		



5 TESTS RESULTS SUMMARY

5.1 Test vehicles

Lot	Part Number	Silicon Lines	Wafer Fab	Front-Back metal process	Assy Plant	Comments
1	STL110N4F7HT	OS43	0.70"	000"	0	
2	STL117N4LF7HT	OL4P	C18" (Italy)	SG8"	Snenznen (China)	
3	STL105N4LF7HT	OC43		(Singapore)		

5.2 Reliability test plan summary

#	Stress	P	Std ref.	Conditions	Sample	Steps		Failure/SS	6
	(Abrv)	C			Size (S.S.)		Lot 1	Lot 2	Lot 3
1	TEST		User specification	All qualification parts tested per requirements of the appropriate specification.	r the device		0/462	0/462	0/462
2	External visual		JESD22 B-101	All devices submitted for test	ing		0/462	0/462	0/462
3	Pre- conditioning		JESD22 A-113	Dryng 24H @ 125°C Store 168H @ TA=85°C,RH≕ IR Reflow @ 260°C 3 time	35% s	All devices to be subjected to H3TRB, TC, AC, IOL	0/308	0/308	0/308
4	HTRB	Ν	JESD22 A-108	Tj = 175°C ; BIAS = 32V	362	1000h	0/45	0/45	0/45
5	HTGB	Ν	JESD22 A-108	TA=175°C ; BIAS= 20V	231	1000H	0/45	0/45	0/45
6	тс	Υ	JESD22 A-104	TA=-65°C TO 150°C 1 HOURS / CYCLE	308	500cy	0/25	0/25	0/25
7	AC	Υ	JESD22 A-102	TA=121°C ; PA=2ATM	358	96H	0/25	0/25	0/25
8	H3TRB	Υ	JESD22 A-101	TA=85°C ; RH=85% BIAS=32V	358	1000H	0/25	0/25	0/25
9	IOL	Y	MIL-STD-750 Method 1037	∆Tj ≥100°C	308	15Kcy	0/25	0/25	0/25
10	ESD		AEC Q101-001,002 and 005	CDM / HBM	9		0/3	0/3	0/3



<u>6</u> <u>ANNEXES 6.0</u>

6.1Tests Description

Test name	Description	Purpose		
HTRB High Temperature Reverse Bias HTGB / HTFB High Temperature Forward (Gate) Bias	The device is stressed in static configuration, trying to satisfy as much as possible the following conditions: low power dissipation; max. supply voltage compatible with diffusion process and internal circuitry limitations;	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. To maximize the electrical field across either reverse-biased junctions or dielectric layers, in order to investigate the failure modes linked to mobile contamination, oxide ageing, layout sensitivity to surface effects.		
Package Oriented				
PC Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	As stand-alone test: to investigate the moisture sensitivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.		
AC Auto Clave (Pressure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.		
TC Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.		
IOL / TF Intermittent Operating Life	The device is submitted to cycled temperature excursions generated by power cycles (ON/OFF) at T ambient.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.		
H3TRB/THB Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.		

Dear Customer,

Following the continuous improvement of our service and in order to increase productivity, this document is announcing that Wafer Front (Wettable)/Back Metal Finishing process and EWS (Wafer Testing) for STripFETTM F7 (OFT) technology currently manufactured in Catania and in our Subcontractor HHGrace will be also done in ST's Ang Mo Kio (Singapore) FAB.

Manufacturing process between Catania, HHGrace and Ang Mo Kio are very similar thus wafers produced in Ang Mo Kio (Singapore) FAB, guarantees the same quality and electrical characteristics as per current production.

The involved product series and affected packages are listed in the table below:

Product Family	Technology	Part Number
Power MOSFET Transistors	STripFET™ F7	See involved product list

Any other Product related to the above series, even if not expressly included or partially mentioned in the attached table, is affected by this change.

Qualification program and results availability:

The reliability test report is provided in attachment to this document.

Samples availability:

Samples of the test vehicle devices will be available on request starting from **week 30-2017**. Any other sample request will be processed and scheduled by Power Transistor Division upon request.

Product Family	Package	Part Number - Test Vehicle		
Power MOSFET Transistors	PowerFLAT™ 5x6	STL110N4F7HT STL117N4LF7HT STL105N4LF7HT		

Change implementation schedule:

The production start and first shipments will be implemented after week 30 of 2017.

Marking and traceability:

Unless otherwise stated by customer specific requirement, traceability of STripFET[™] F7 (OFT) technology manufactured in ST's Ang Mo Kio (Singapore) FAB, will be ensured by internal code (Finished Good) and Q.A. number.

Yours faithfully.



Public Products List

Publict Products are off the shelf products. They are not dedicated to specific customers, they are available through ST Sales team, or Distributors, and visible on ST.com

PCN Title : STripFET[™] F7 (OFT) Technology Front and Back Metal Capacity Extension - Ang Mo Kio (Singapore) *PCN Reference :* ADG/17/10232

Subject : Public Products List

Dear Customer,

Please find below the Standard Public Products List impacted by the change.

STL220N6F7	STL130N6F7	STL90N6F7
STL20N6F7	STL120N8F7	STL140N6F7
STL100N8F7	STL110N10F7	STL130N8F7

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved